Skip to content
GitLab
Menu
Projects
Groups
Snippets
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
Athokshay Ashok
VHDL-Maze
Commits
edaed53b
Unverified
Commit
edaed53b
authored
Apr 29, 2019
by
ktsiam
Committed by
GitHub
Apr 29, 2019
Browse files
TODO: add game_over
parent
65bf2e89
Changes
1
Hide whitespace changes
Inline
Side-by-side
new/main.vhdl
View file @
edaed53b
--Main module, as working with a static ball and paddle (no bricks)
library
IEEE
;
use
IEEE
.
STD_LOGIC_1164
.
ALL
;
use
IEEE
.
numeric_std
.
ALL
;
...
...
@@ -65,7 +63,7 @@ architecture synth of TOP is
tick
:
in
std_logic
;
ball_x_position
:
out
unsigned
(
9
downto
0
);
ball_y_position
:
out
unsigned
(
9
downto
0
);
paddle_pos
:
out
unsigned
(
9
downto
0
)
paddle_pos
ition
:
out
unsigned
(
9
downto
0
)
);
end
component
;
...
...
@@ -82,7 +80,7 @@ architecture synth of TOP is
signal
ball_y_sig
:
unsigned
(
9
downto
0
);
signal
paddle_sig
:
unsigned
(
9
downto
0
);
signal
RGB_sig
:
unsigned
(
5
downto
0
);
signal
RGB_sig
:
std_logic_vector
(
5
downto
0
);
begin
...
...
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment